architectures

This commit is contained in:
Marc Beninca 2021-10-10 03:55:22 +02:00 committed by Marc Beninca
parent efb590b72e
commit 5fe26606e0
4 changed files with 3 additions and 3 deletions

View file

@ -48,7 +48,7 @@ action to perform onto msys repository
msys remote repository's location msys remote repository's location
''') ''')
sync.add_argument(f'-{ARCHITECTURES[0]}', f'--{ARCHITECTURES}', type=str, sync.add_argument(f'-{ARCHITECTURES[0]}', f'--{ARCHITECTURES}', type=str,
nargs='+', choices=remote.ARCHITECTURES, help='''\ nargs='+', choices=msys.ARCHITECTURES, help='''\
list of architectures to sync list of architectures to sync
''') ''')
sync.add_argument(f'-{SUBSYSTEMS[0]}', f'--{SUBSYSTEMS}', type=str, sync.add_argument(f'-{SUBSYSTEMS[0]}', f'--{SUBSYSTEMS}', type=str,

View file

@ -1,3 +1,4 @@
ARCHIVE = '.tar.xz' ARCHIVE = '.tar.xz'
ARCHITECTURES = ['x86_64', 'i686']
CHARSET = 'u8' CHARSET = 'u8'
SUBSYSTEMS = ['msys', 'clang', 'mingw', 'ucrt'] SUBSYSTEMS = ['msys', 'clang', 'mingw', 'ucrt']

View file

@ -7,7 +7,6 @@ import hypertext
import msys import msys
ARCHITECTURES = ['x86_64', 'i686']
ARCHITECTURES_BITS = { ARCHITECTURES_BITS = {
'x86_64': 64, 'x86_64': 64,
'i686': 32, 'i686': 32,

View file

@ -18,7 +18,7 @@ class Repository:
d = {} d = {}
_, architectures, _ = next(os.walk(distribution)) _, architectures, _ = next(os.walk(distribution))
for architecture in [a for a in architectures for architecture in [a for a in architectures
if a in remote.ARCHITECTURES]: if a in msys.ARCHITECTURES]:
directory = os.path.join(distribution, architecture) directory = os.path.join(distribution, architecture)
_, _, files = next(os.walk(directory)) _, _, files = next(os.walk(directory))
archives = sorted([file for file in files archives = sorted([file for file in files